A low voltage, micro-power, curvature-corrected bandgap reference is presented that is capable of working down to input voltages of 1.1 V in a relatively inexpensive process, MOSIS 2 µm technology. This is a vanilla N-well CMOS process technology with an added P-base layer. Second order curvature correction for this reference is accomplished by a versatile piecewise-linear current-mode technique. The 0.595 V precision reference achieved a line regulation performance of 408 ppm/V for input voltages between 1.2 and 10 V. The circuit only used 14 µA of quiescent current flow.
Reference circuits are necessarily present in many applications ranging from purely analog, mixed-mode, to purely digital circuits. The demand for low voltage references is especially apparent in mobile battery operated products, such as cellular phones, pagers, camera recorders, and laptops [1] . Consequently, low voltage and low quiescent current flow are intrinsic and required characteristics conducive toward increased battery efficiency and longevity [2] . Low voltage operation is also a consequence of process technology. This is because isolation barriers decrease as the component densities per unit area increase thereby exhibiting lower breakdown voltages [3, 4] . By the year 2004, the power supply voltage is expected to be as low as 0.9 V in 0.14 µm technologies [4, 5] . Unfortunately, this leads to lower dynamic range [6] . As a result, maintaining high dynamic range while operating at reduced power supply voltages demands that the reference circuitry be more accurate. Furthermore, financial considerations also require that these circuits be realized in relatively simple processes, such as standard CMOS, bipolar, and stripped down biCMOS technologies [7] .
II. Curvature Correction Method

Operation
Curvature correction is based on the addition of a nonlinear component to the output of a first order bandgap reference. This is used to offset the nonlinear behavior of V be with respect to temperature [8, 9] . The nonlinear component, in this case, is realized by I NL in the current-mode topology of the circuit described in Figure 1 (a). It is basically a current-mode piecewise-linear form of compensation. The essence of the circuit centers on current subtraction and the characteristics of non ideal transistors. Figure 1 (b) graphically illustrates the operation of the circuit throughout the temperature range. Transistor Mp1 acts like a non ideal current source of a current that is proportional to a base-emitter voltage. For the lower half of the temperature range, the PTAT current (I PTAT ) is less than the supplied V be dependent current (I Vbe ), if MP1 operates in saturation.
As a result, Mp2 is off and Mp1 operates in the linear region and provides only I PTAT . For the upper half of the temperature range, however, I PTAT becomes larger than I Vbe . Consequently, Mp1 becomes saturated and only supplies I Vbe while Mp2 sources the current difference. The resulting current through Mp3 is nonlinear, off during the first half of the temperature range and on during the latter half. This behavior can be described by 
where K 1 and K 2 are constants defined by mirror ratios.
Curvature correction is achieved by combining the three temperature dependent elements of Figure 1 (b) to yield an output voltage with reduced temperature drift. This is done by partitioning the temperature range in two, the range for which the nonlinear current component is (1) zero and (2) non-zero. As a result, the reference voltage (V ref ) can be temperature compensated to exhibit a behavior that is graphically described by 
Implementation
The current-mode approach adopted is complemented with a voltage-mode ladder for improved versatility. Figure 3 illustrates the implementation. The current-mode approach offers the possibility of lower reference voltages, while the voltage-mode ladder gives greater temperature compensation maneuverability.
The voltage ladder, in this case, is consistent with low voltage since the absolute voltage across all the resistors is small, i.e., 0.2 -0.6 V across the complete ladder. Hence, a low voltage reference can be designed whose individual temperature components can be optimized during the trimming process. The resulting relation of the
where I Vbe , I PTAT , and I NL correspond to the base-emitter, PTAT, and nonlinear temperature dependent currents respectively.
Trimming Procedure
The topology illustrated in Figure 
and
where V a and V b correspond to the voltages at nodes "a" and "b." Voltages I Vbe R 2initial and I PTAT R 2initial exhibit the temperature characteristics of V be and V PTAT . Although the temperature coefficient (TC) of the internal resistors affects V be , the temperature dependence of the resistors in the output ladder is minimized by using the same type of resistors. This is because I Vbe and I PTAT are defined by resistors that are of equal type as those used in the output resistor ladder, i.e.,
This is based on the assumption that the temperature characteristics of the resistors track. If this is the case, then the effect of the resistors' TC on V be is compensated by the trimming procedure. The coefficients of each component can thus be extracted and manipulated to yield proper temperature compensation by means of a computer. Equation (2) can be adjusted to illustrate the appropriate temperature coefficients by using the values derived in equations (3) The next and final step in the trimming procedure is to adjust the magnitude of the output voltage at room temperature or whatever temperature is desired. This can be accomplished by changing the ratio of the initial to the final value of R 2 (R 2initial /R 2 ). The ratio is determined by using the resistor ratios previously derived and the voltages obtained at room temperature (V ref , AI Vbe R 2initial , BI PTAT R 2initial , and CI NL R 2initial ) in equations (7) and (8) and solving for R 2initial /R 2 . It is noted that knowledge of the absolute value of the resistors is not necessary. Instead, the intrinsic parameters that require control are the ratios of the resistors. It is imperative that the resistors used before and after trimming be the same type as the resistors used to define 
III. Circuit Realization
The implementation of the overall circuit is illustrated in Figure 4 The minimum input voltage of the circuit is defined by a source-to-gate voltage and two saturation voltages. In particular, the input voltage is limited by 
IV. Experimental Results and Discussion
The temperature dependence of the reference voltage is illustrated in Figure 5 Table 1 .
The temperature drift profile exhibited some evidence of noise in the form of large locally isolated slopes. This jagged response occurs because the reference voltage node has large output resistance. This characteristic impedance and the low quiescent current flow nature of the circuit make the reference inherently noisy. As a result, the temperature drift performance claim of better than 20 ppm/°C is approximately 33 % worse than the actual value measured. The temperature coefficient is measured by the popular "box-method,"
where the extreme data points obtained in a measurement define the voltage drift across a given temperature range.
V. Conclusion
A low voltage, micro-power curvature-corrected bandgap circuit has been fabricated in a relatively inexpensive process, MOSIS CMOS 2 µm N-well technology with an added P-base layer. The P-base layer is used to create NPN transistors. However, a vanilla CMOS version of the circuit can also be designed by using lateral PNP transistors and/or junction diodes readily available in the process. The circuit implements a novel current-mode piecewise-linear curvature correction technique. The precision reference achieved a line regulation performance of 408 ppm/V for input voltages between 1.2 and 10 V at a maximum quiescent current flow of 14 µA. The circuit operated down to a minimum input voltage of 1.1 V. This novel curvature correcting scheme can be used in almost any process technology yielding reliable temperature compensation.
The additional circuitry required for this correction is compact and is easily implemented. The architecture also lends itself for versatile trimming procedures. The resulting circuit is compatible with low quiescent current flow and with low voltage operation, which is especially important in a market where demand is growing for batterypowered electronics requiring increasing efficiency and longevity. 
